

SECURITY CLASSIFICATION OF THIS PAGE (Block 1, if different)		
REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER  ESD-TR-86-029	2. GOVT ACCESSION NO	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (If different from block 1)  "High Speed Synthesizers for Satellite Application"		5. TYPE OF REPORT & PERIOD COVERED  Journal Article
6. AUTHOR(s)  Berglund, Carl D., Siemasko, John F., Crocker, Everett A., Parr, Robert J		6. PERFORMING ORG. REPORT NUMBER  MS-7023
7. PERFORMING ORGANIZATION NAME AND ADDRESS  Lincoln Laboratory, M.I.T. P.O. Box 73 Lexington, MA 02173		8. CONTRACT OR GRANT NUMBER(s)  F19628-80-C-0002
9. CONTROLLING OFFICE NAME AND ADDRESS  Air Force Systems Command Andrews AFB Washington, DC 20334		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS  649L
11. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)  Electronic Systems Division Hanscom Air Force Base Bedford, MA 01730		12. REPORT DATE  1 October 1985
		13. NUMBER OF PAGES  11
14. DISTRIBUTION STATEMENT (of this Report)  Approved for public release; distribution unlimited.		15. SECURITY CLASS. (if this report)  UNCLASSIFIED
16. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE  n/a
17. SUPPLEMENTARY NOTES  Proceeding AIAA 11th Communication Satellite Systems Conf. 3/17-20/86		
18. KEY WORDS (Continue on reverse side if necessary and identify by block number)  Space-flight qualified synthesizer system, Indirect synthesis technique VCO & phase-locked loop,		
19. ABSTRACT (Continue on reverse side if necessary and identify by block number)  <p>High-speed wide-band microwave synthesizers are required for many frequency-hopped satellite communication systems. These synthesizers must be of high-reliability design, of compact size, and light weight, in addition to having low DC power requirements.</p> <p>This paper describes a space-flight qualified synthesizer system which meets these requirements and provides operational redundancy. The circuit technology utilized to implement an indirect synthesis technique using a VCO and phase-locked loop is described, together with circuitry for fast frequency switching, fine frequency tuning and control. The performance of major components is discussed in addition to overall synthesizer system performance.</p>		

ADA167507

# AIAA'86

**AIAA-86-0656-CP**

## **High Speed Synthesizers for Satellite Application**

C.D. Berglund, J.F. Siemasko, E.A. Crocker and  
R.J. Parr, MIT Lincoln Lab., Lexington, MA

## **AIAA 11th Communication Satellite Systems Conference**

March 17-20, 1986/San Diego, CA

For permission to copy or republish, contact the American Institute of Aeronautics and Astronautics

1633 Broadway, New York, NY 10019

This reprint may be reproduced to satisfy needs  
of U. S. Government agencies.

C. D. Berglund, J. F. Siemasko, E. A. Crocker, R. J. Parr  
 M.I.T. Lincoln Laboratory  
 Lexington, Massachusetts 02173

### Abstract

High-speed wide-band microwave synthesizers are required for many frequency-hopped satellite communication systems. These synthesizers must be of high-reliability design, of compact size, and light weight, in addition to having low DC power requirements.

This paper describes a space-flight qualified synthesizer system which meets these requirements and provides operational redundancy. The circuit technology utilized to implement an indirect synthesis technique using a VCO and phase-locked loop is described, together with circuitry for fast frequency switching, fine frequency tuning and control. The performance of major components is discussed in addition to overall synthesizer system performance.

### Introduction

The design of a frequency synthesizer system for use in a frequency-hopped satellite communication link requires careful attention to several performance parameters. These parameters include frequency switching time, bandwidth, frequency resolution, spurious signals, and noise levels. An experimental synthesizer architecture which addresses some of the tradeoffs in these requirements has been reported previously.<sup>1</sup>

A space-flight qualified synthesizer system has been developed for the FLTSAT EHF Package. This synthesizer system incorporates architecture which is similar to that of the experimental system with additional circuit development to realize the performance needed for the EHF system. High-rel components configured for efficient operation, careful construction techniques, and thorough testing are utilized to achieve the reliability which is necessary for satellite application in addition to the size, weight, and DC power requirements.

### Synthesizer Configuration

The overall synthesizer system is shown in the block diagram of Figure 1. The system is comprised of a synthesizer controller, a receive synthesizer, and a transmit synthesizer in addition to the frequency conversion and multiplication circuitry which is required to provide the frequency-hopped local oscillator signals for two receiver channels and a single transmitter carrier signal. This paper describes

\*This work was sponsored by the Department of the Air Force.

The views expressed are those of the authors and do not reflect the official policy or position of the U. S. Government.




Fig. 1. Frequency Synthesizer System Block Diagram

the receive and transmit synthesizers and the synthesizer controller.

The receive synthesizer subsystem utilizes three identical synthesizers configured with a  $3 \times 2$  switch matrix to provide both rapid frequency switching of any two synthesizers and simultaneous low hop rate operation of the third synthesizer. The third unit may also serve as a backup for either of the other two synthesizers. This partial operational redundancy represents a compromise between complete redundancy and the limits in size and weight allocated for the synthesizer system. Each synthesizer includes a VCO/RF section located in the RF portion of the receive synthesizer subsystem, and phase-locking and control circuitry located in the synthesizer controller.

The RF portion of the transmit synthesizer subsystem is comprised of two synthesizers identical to those of the receive synthesizers which are configured with a  $2 \times 1$  switch to provide rapid frequency switching or low hop rate operation of either synthesizer with back-up capability.

Both the receive and transmit synthesizer subsystems also include switching matrices to supply any of three local oscillator frequencies which are used to downconvert the RF source for phase-locking by the synthesizer controller. The receive synthesizer utilizes a  $3 \times 3$  LO switch matrix, and the transmit synthesizer uses a  $3 \times 2$  LO switch matrix to implement the switched LO arrangement which provides wideband operation.

### Switching Circuitry

The  $3 \times 3$  LO switch configuration is shown in the block diagram of Figure 2. Three identical channels, each of which includes a




Fig. 2. Local Oscillator Switch (3 x 3)  
Functional Block Diagram

3-way power divider, a 1P3T switch, filtering, and level adjustment using an attenuator and an amplifier, provide any of the three input frequencies to each of the output ports. Switch position is selected by the synthesizer controller via the logic control circuitry, and telemetry provisions for amplifier current and housing temperature are included. The 3 x 2 LO switch for the transmit synthesizer has a similar topology differing only in that the module utilizes two-way power dividers and two 1P3T switches to realize two channels, in addition to housing the 2 x 1 output switch. The 3 x 2 output switch for the receive synthesizer is also of similar topology with the exception that bandpass filters replace the amplifier boards.

The photograph of Figure 3 depicts the 3 x 3 LO switch module assembly. High channel isolation (60 dB) is achieved by incorporating shielded compartments, semi-rigid coaxial cable to interconnect circuitry, and covers for shielding the junction of switch terminals and coaxial cables. Each 1P3T switch is housed in a hermetically sealed Kovar package which is bolted to an epoxy-glass PC board. Each 1P3T switch is comprised of three 1P1T PIN diode switches connected with a common pole which are mounted in an alumina microstrip environment. Hybrid driver circuitry which is integral to the switch package provides control of the switches. These switches were developed specifically for this satellite application.




Fig. 3. 3 x 3 Local Oscillator Switch Assembly

The power divider network is comprised of two-way flat-pack power dividers mounted on duroid PC boards. Modular amplifiers are mounted on similar boards together with discrete component filters and attenuators. RFI filtering is employed on the DC power and telemetry lines.

In addition to the high isolation requirement, the switch module must perform at high speed. The performance achieved by the PIN diode switch is illustrated in Figures 4a and 4b. Including a propagation delay of  $\approx$  50 nanoseconds associated with control and driver circuitry, the switch turns on in  $\approx$  200 nanoseconds; the turnoff time is slightly less as shown in the figure. Figure 4b shows the phase-settling time. During switch turn-on, the phase of the output signal settles to within two degrees of final phase in less than 200 nsec, or to a small fraction of one degree in about 300 nsec; at turn-off, the phase settles somewhat faster. Switches with characteristics similar to these are used in all of the output and LO switch modules although only the output switches need these switching speeds.




Fig. 4. PIN Diode Switch Characteristics

#### VCO/RF Section

Figure 5 is the block diagram for the five identical synthesizer VCO/RF sections. A voltage-controlled oscillator (VCO) provides

the RF source for each synthesizer. The buffer amplifier section provides isolation between the VCO and the output switch module, sets the output power level by adjustment of attenuator value, and provides a VCO signal input to the mixer section. The mixer down-converts the VCO by mixing it with one of the three fixed LO frequencies supplied from the LO switch module to provide an IF feedback signal to the synthesizer controller for phase-locking the VCO. The IF signal is amplified and then modulated in a single-sideband modulator by a signal from the controller which provides fine frequency control. The fine tune signal is applied through a phase-quadrature network which includes a 180° phase shifter to provide sideband selection. The modulator output is amplified and filtered to attenuate harmonically-related responses. The remainder of the phase-lock loop is discussed further in the synthesizer controller section of this paper. Telemetry monitoring of RF signals is also provided at the RF output, IF output, and LO input ports.




Fig. 5. VCO/RF Section Functional Block Diagram

The voltage-tunable RF source for each of the five synthesizers is provided by a bipolar microwave transistor (Avantek AT41470) configured as a common base, negative-resistance oscillator with the tank circuit connected to the emitter and the RF output taken from the collector (Figure 6). The output frequency (< 2 GHz) is tuned over a several hundred MHz range by applying a DC voltage to the varactor diode in the tank circuit. Inductance in the base circuit ensures the presence of a negative input resistance at the emitter. The output network includes three circuit features: a series trap which flattens the output power frequency response; a  $\pi$ -attenuator to improve matching and isolation; and a notch filter to reduce the second harmonic level at the lower end of the operating band. In order to achieve the desired oscillator phase-noise performance, transistors with low 1/f noise levels were selected. In addition, DC power is filtered and regulated to provide stable oscillator performance. The VCO circuitry utilizes a low dielectric constant teflon fiberglass PC board to reduce stray capacitance and to interconnect the discrete components comprising the oscillator. Top and bottom covers attach to the PC board to provide an enclosure for isolating the VCO.




Fig. 6. VCO Circuitry

The performance achieved by the VCO is shown in Figures 7 and 8. The normalized frequency, VCO tuning slope, and output power are plotted vs. input tuning voltage in Figure 7. Typical tuning sensitivity varies from 50 to 100 MHz/volt over the tuning range, while the corresponding output power variations of 1.0 to 1.5 dB are typical for this oscillator design. Table I tabulates the measured phase noise performance

## VCO PERFORMANCE AT ROOM TEMPERATURE






Fig. 7. VCO Normalized Frequency, Tuning Slope And Output Power



(a)



(b)

NOTE: UPPER TRACE IS TUNING VOLTAGE DRIVE  
LOWER TRACE IS DISCRIMINATOR OUTPUT (100 KHz/div.)

Fig. 8. VCO Settling Time And Post Tuning Drift

for several operating temperatures; typical SSB phase noise at 50 KHz offset is less than -100 dBc/Hz. The VCO settling time and post-tuning drift are shown in Figure 8. A settling time of 40 microseconds and post-tuning drift of less than 100 KHz/100 microseconds are also characteristic of this design.

Each VCO/RF section is packaged separately to eliminate cross talk between synthesizers. A complete VCO/RF section module is shown in the photograph of Figure 9. Individual compartments for each of the circuit boards provide the necessary isolation between circuits. Conventional hybrid circuit fabrication techniques are utilized throughout the module. High-rel components including miniaturized flatpack circuits (power divider, mixer, single-sideband

TABLE 1. VCO PHASE NOISE PERFORMANCE WITH TEMPERATURE AS A PARAMETER.

Temperature (°C): REF 24 40 66 10 -20 -40

Tuning Voltage (V.)

	SSO	PHASE	NOISE	IN	dBc/Hz	-101.7	-100.8	-100.5	-100.1
1.17889664149	-101.4	-100.3	-102.0	-101.7	-100.8	-100.5	-100.1	-102.5	-102.5
1.57779057945	-102.2	-102.1	-102.5	-103.6	-101.8	-100.5	-102.5	-102.5	-102.5
1.77811230140	-104.2	-103.0	-104.1	-105.7	-102.4	-102.4	-102.4	-104.0	-104.3
1.69531372850	-101.9	-100.6	-101.7	-105.5	-101.9	-104.0	-104.0	-104.3	-104.3
2.43615420987	-106.6	-106.0	-106.4	-106.4	-106.8	-106.1	-107.5	-107.5	-107.5
2.67741544867	-107.3	-106.9	-107.1	-106.9	-107.8	-107.4	-107.5	-107.5	-107.5
2.92573489503	-107.7	-107.5	-107.4	-106.0	-107.6	-107.0	-107.0	-107.3	-107.3
3.1002006754117	-107.3	-107.7	-107.4	-106.4	-107.7	-107.7	-107.7	-107.2	-107.2
3.43755858772	-107.3	-107.6	-107.5	-106.6	-107.5	-107.3	-107.3	-107.2	-107.2
3.52554489506	-106.2	-106.5	-106.5	-106.5	-106.9	-107.1	-106.9	-106.6	-106.6
3.95313809315	-106.3	-106.7	-106.4	-105.9	-106.2	-106.6	-106.6	-106.6	-106.6
4.21204751355	-106.2	-106.7	-106.4	-105.9	-106.2	-106.2	-106.2	-105.9	-105.9
4.65557705937	-106.3	-106.4	-106.1	-106.8	-106.2	-106.2	-106.2	-105.9	-105.9
4.71907258865	-105.6	-105.3	-105.8	-105.3	-106.8	-106.8	-106.8	-105.3	-105.3
4.7710627747	-106.8	-106.3	-105.8	-105.8	-106.8	-105.7	-105.7	-105.0	-105.0
5.23754154505	-106.1	-105.0	-105.0	-105.9	-105.9	-105.9	-105.9	-106.1	-106.1
5.51298061759	-106.2	-106.6	-106.8	-106.5	-106.5	-106.5	-106.5	-106.1	-106.1
5.78516872282	-106.5	-106.1	-105.9	-105.9	-106.5	-106.5	-106.5	-105.6	-105.6
6.85085936573	-106.5	-106.5	-106.2	-106.5	-106.2	-105.9	-105.9	-105.4	-105.4
6.33565164776	-107.1	-106.4	-106.4	-106.7	-106.2	-105.6	-105.6	-105.4	-105.4
6.82684224076	-106.9	-106.9	-106.6	-106.9	-107.8	-106.7	-106.7	-105.1	-105.1
7.2382440592	-106.4	-106.9	-106.8	-105.7	-106.6	-106.8	-106.8	-105.5	-105.5
7.55610853107	-106.4	-106.6	-106.2	-105.5	-105.4	-105.2	-105.2	-105.5	-105.5
7.80663108866	-106.4	-105.8	-105.6	-105.5	-105.5	-105.5	-105.5	-105.8	-105.8
8.26350871100	-105.7	-105.6	-105.7	-104.8	-104.8	-104.8	-104.8	-105.0	-105.0
8.61746295224	-105.2	-105.3	-105.5	-104.6	-104.6	-105.6	-105.6	-105.0	-105.0
8.97421570700	-104.9	-104.4	-104.3	-104.4	-104.6	-104.9	-104.9	-105.2	-105.2
	-103.8	-103.6	-103.0	-103.0	-103.3	-103.8	-103.8	-104.2	-104.2




Fig. 9. VCO/RF Section Assembly

modulator, phase-shifter) and modular cascadable amplifiers are used in conjunction with discrete components. The amplifiers are operated at a supply voltage of 5.0 volts to conserve dc power. RF signal paths are realized by microstrip transmission lines on glass-epoxy printed circuit boards. Microstrip couplers which are integral to the PC boards are used for monitoring RF power levels in conjunction with back diode detectors to provide telemetry information. The phase-quadrature network, filter, diplexer, and all attenuators are comprised of high-rel discrete components. RFI filtering of the DC power and telemetry lines is also employed as in the switch modules. Each VCO/RF section requires approximately 1.5 watts of DC power and weighs approximately 1.5 pounds.

The VCO/RF sections are tested extensively over temperature to verify performance. Prior to installing the VCO, the RF monitors are calibrated with respect to frequency, power level, and temperature. After installation of the VCO, both stabilized temperature testing and continuous temperature cycling over the range of -40°C to +66°C are repeated for each module as with each of the switch modules.

Careful alignment of the phase-quadrature network and IF filter, together with high-quality

single-sideband modulators, are required to achieve the necessary spurious signal rejection on the IF feedback signal. The graph of Figure 10 plots typical spurious signal rejection relative to the used sideband level. In addition to maximizing carrier and unused sideband suppression, suppression of responses at and around the second and third harmonics of the carrier is required in this system. The development of single-sideband modulators with low modulation products was an essential factor in obtaining the desired spurious signal performance.





Fig. 10. IF Feedback Signal Spurious Signal Rejection

The output power vs. tuning voltage for one channel of the receive synthesizer is plotted in Figure 11 for temperatures of -40°C, 25°C, and 60°C. These responses include that of the output switch module in addition to the VCO/RF section. Total power variation of 2 dB over the tuning range and operating temperature range is observed for this channel; variations of < 3 dB are typical.

The RF portion of the receive synthesizer, including three VCO/RF sections and two switch modules, is assembled as shown in Figure 12. Each individual module is attached to the adjacent one, and each module includes provisions for attachment to the spacecraft. Electrical connections are accomplished with semi-rigid coaxial cables between modules and individual DC/telemetry connectors for each module. The RF portion of the




Fig. 11. Synthesizer Output Power With Temperature As A Parameter




Fig. 12. Receive Synthesizer RF Section

transmit synthesizer, comprised of one switch module and two VCO/RF sections is assembled in a similar fashion. Complete performance testing, including stabilized temperature testing and continuous cycling, is repeated on these assemblies. Qualification-level shock and vibration testing of the prototype system and acceptance-level vibration testing of the flight systems is also performed at this level of assembly, and the synthesizer controller is tested separately.

#### Synthesizer Controller

Figure 1 shows the interconnections of the synthesizer controller and the frequency synthesizers. This system consists of five identical phase lock loop synthesizers, three of which are used for the receiver and two for the transmitter. Hopping or fix-tuned frequencies are outputted over the two receiver channels and the single transmitter channel.

The signals which drive the controller provide mode, configuration, fix tune commands, hopping data and timing signals. MFSK data commands are also inputted as a transmitter mode of operation.

## Hop Rate Control

In operation any one of the three receiver synthesizers is configured to be low-hop rate, and by default, the other pair are high-hop rate.

The high-hop rate pair are pinged-ponged in order to obtain high switching speed. The high-hop rate ping-ponged output and the low-hop rate unit drive the dual single pole-three throw output switch.

The transmitter frequency synthesizers are ping ponged in either high or low-hop rate, and provide a single output to the transmitter with low-hop rate operational redundancy.

## Hop Control

Any of the high or low hop rate units can be commanded to NO HOP. Execution of this command puts the designated unit at mid band. A no hop command is also required before entering the fix-tune mode.

### Fixed Tuning

Any combination of the receiver and transmitter frequency synthesizers can be independently commanded to be fix-tuned. In this mode the frequency synthesizers can be tuned over a band of frequencies that is  $\sim 60$  MHz wider than the hopping bandwidth. The additional tuning bandwidth is used for test purposes.

### Receiver Output Control

The receiver output switching can be commanded independently to output either or both the high-hop rate or low-hop rate frequencies in any combination; for example, high-hop rate or low-hop rate may be outputted to both channels or high-hop rate to one and low-hop rate to the other.

## Controller Configuration

Figure 13 shows the details of the controller topology. The section enclosed in dotted lines is blocked off into 12 units which represent the 12 circuit boards in the controller module. The data controller handles the incoming hopping, fix tune




Fig. 13. Controller Configuration

and MFSK data. It stores and translates the incoming data and selectively outputs the encoded data over a 36 bit data bus which drives all five programmable dividers and loop filters. The timing controller generates all of the internal timing signals required. It provides the data strobes and enables which capture and store the incoming data, the ping-pong timing signals and the clocks which strobe the 36 bit data bus into the designated frequency synthesizer which is to be tuned.

There are also five pairs of identical programmable divider and loop filter boards. Each pair is associated with one of the three receiver and two transmitter frequency synthesizers.

The reference frequency used by the phase detector on the loop filter board is derived from a 15 MHz input signal.

Figure 14 shows the phase lock loop (PLL) topology for any one of the five frequency synthesizers; they are all identical. The dotted lines indicate the circuit division between the various units. The VCO and associated circuits are on the right side of the diagram. The controller module which contains the loop filter and programmable dividers are on the left. A fine frequency synthesizer which is digitally implemented is also part of the programmable divider.




Fig. 14. Synthesizer Phase-Lock Loop Block Diagram

The control or frequency command data from the data controller drives all of the various circuits designated with the letter "C" over the 36 bit data bus. These are the commands which tune the synthesizer.

## Loop Operation

The RF feedback signal (RFFB) which contains the fine frequency steps drives the programmable divider board. A sideband select signal (SSBS) determines whether upper or lower sideband is selected. The feedback signal drives a quadriphase modulator which is controlled by a phase shift counter and advances the phase by 0, 90, 180 or 270°. This has the effect of adding multiples of 1/4 of the reference frequency step sizes to the feedback signal. The quadriphase modulator output then drives a programmable variable modulus divider to produce an output at

the reference frequency called TC or terminal count.

#### Loop Filter

At the start of a hop, the frequency synthesizer that is to be tuned receives the command data over the data bus and initiates the pretune cycle. In this operation, pretune data which is stored in a ROM in the pretune current source drives the integrator and produces a voltage which tunes the VCO to a frequency close to the commanded value.

When the pretune voltage equals the tuning voltage a comparator shuts off the pretune cycle and enables the phase detector.

The phase detector is driven by TC and the reference frequency. It outputs a pair of pulses offset in time proportional to the phase difference between TC and the reference frequency. The pulse pair drive the differential integrator which generates an error signal to tune the VCO in the proper direction to time align the pulses. When this occurs, the VCO is phase locked to the reference, and the frequency synthesizer is ready for use on the next hop. Loop compensation is implemented in order to obtain optimum performance across the whole band.

As a power saving measure, the pretune and compensation data are stored in the same PROM. After the pretune cycle is completed, the compensation data is loaded into a CMOS buffer and the PROM is put into a low power mode until the next tune cycle. This feature conserves about a watt of DC power for the five synthesizers.

#### Telemetry

The tuning voltage and lock/unlock status for each of the five frequency synthesizers as well as an assortment of command indicators are outputted from the controller for telemetry use.

#### Hardware

Figure 15 shows the controller module hardware. There are 12 circuit boards, which includes the timing and data controller and five pairs of programmable dividers and loop filters. The coaxial connectors on the side panel are



Fig. 15. Controller Module

grouped in clusters of three to connect the feedback signal, tuning voltage and fine frequency steps to each of the five units. The last connector on the right provides the 15 MHz input. The side connector plate contains the power and other I/O signals required for controller operation.

Figure 16 is a photograph of the loop filter (one of five identical circuit boards). This unit contains an assortment of digital and analog circuits mounted on a multilayer printed circuit board. The two coaxial connectors on the top are for the tuning voltage output and 15 MHz input. The bottom edge connector provides the interface for the power, data bus and telemetry signals.




Fig. 16. Loop Filter

Figure 17 is a photograph of the programmable divider. There are also five identical programmable divider printed circuit boards. The two top connectors are for the fine synthesizer output and the feedback input signal. At the upper right corner is the SSBM input and the left side contains the DAC and output filter for the fine synthesizer.




Fig. 17. Programmable Divider

Figure 18 depicts the controller board. This photograph shows one of the digital controller boards which contains a combination of LS series and CMOS IC's. The board is wired with stitch-weld wiring.




Fig. 18. Data Controller

#### System Performance

The system specification goals were to obtain settling times of  $< 50 \mu\text{s}$  to be within  $5^\circ$  of the final phase, phase noise of  $< 90 \text{ dBc/Hz}$  at offsets 30 KHz from the carrier, and an average spectral purity of  $-40 \text{ dBc}$  across the hopping bandwidth.

Figures 19, 20 and 21 show the typical performance measurements and the data plots indicate that the specification goals were achieved.




Fig. 19. Synthesizer Settling Time

The complete synthesizer system is shown in Figure 22, including the controller and the receive and transmit RF module assemblies. This system has a total weight of 28 pounds and requires  $\sim 35$  watts of DC power. The three assemblies are mounted in close proximity on the spacecraft to obtain adequate RFI control and to facilitate electrical interconnection.




Fig. 20. Synthesizer Phase Noise




Fig. 21. FEP Frequency Synthesizer Output Spectrum




Fig. 22. Frequency Synthesizer System

### Conclusion

A space-flight qualified synthesizer system with operational redundancy has been realized. This system is capable of frequency switching over several hundred megahertz at rates of many kilohertz. Each PLL synthesizer requires  $\approx$  7 watts of DC power and weighs  $\approx$  5.6 pounds including the representative proportions of control and switching circuitry. High-rel components, careful construction techniques, and thorough testing were used to ensure the reliability necessary for this satellite application.

### Acknowledgements

The authors are grateful for the contributions of many individuals to this work.

Leonard Bowles, Robert Berg, and Ben Hutchinson, Jr. were responsible for the system configuration and provided many helpful discussions. David Hodsdon contributed much to the system architecture and circuit design; Christopher Cole was responsible for the controller design. Howard Babbitt, III and Douglas White also made circuit contributions.

Technical support in fabricating and testing the synthesizer components and system was provided by Thomas Hotaling, Timothy King, Vincent McCabe and John Newey.

### Reference

1. R. R. Rhodes, W. K. Hutchinson and B. H. Hutchinson, Jr., "Frequency Agile Phase-Locked Loop Synthesizer for a Communication Satellite"; IEEE 1980 National Telecommunications Conference Record, Vol. 1, pp. 22.3.1 - 22.3.6.

.. NOTES ..